

OFFICIAL MIDTERM QUESTIONS — FULLY SOLVED

Q1 [10 pts] Warp Divergence Counting in Reduction
Block=2048 threads, warp size=32. Code: `if (tthreadIdx.x % stride == 0) { psum[2*t+tid] += psum[2*t+tid+stride]; }`
How many warps diverge at stride=17 stride=32? stride=128?
FULL REASONING: Total warps = $2048/32 = 64$ warps. Warp W = threads $[32W \dots 32W+31]$. A warp diverges iff it has BOTH active and inactive threads (mixed).
 stride=1: Condition $t+id \div 1 \rightarrow 0$ is true for ALL threads $\rightarrow$ 2048 active, 0 inactive in every warp $\rightarrow$ no divergence. **Answer: 0**
 stride=32: Active threads: $\{0, 32, 64, 96, \dots\}$ = multiples of 32. In warp W , only thread $32W$ is active, threads $32W+1 \dots 32W+31$ are inactive. Every warp has 1 active + 31 inactive $\rightarrow$ all 64 warps diverge. **Answer: 64**
 stride=128: Active threads: $\{0, 128, 256, \dots\}$ = multiples of 128. In warp W , active iff $32W$ is a multiple of 128, i.e. W is a multiple of 4. Warps $0, 4, 8, \dots, 60$ each have 1 active (diverge) = 16 warps. Warps $1, 2, 3, 5, \dots$ are fully inactive (no divergence). **Answer: 16**
Pattern: divergent warps = $2048/stride \times 32$ when stride ≤ 32 , capped at 64.

Q2 [20 pts] Reduction Load — Adjacent Pairs
 Each thread loads 2 adjacent elements: thread 0 $\rightarrow [0,1]$; thread 1 $\rightarrow [2,3]$.
Fill in: `uint t = __; psum[t] = input[start+__]; psum[t+1] = input[start+__];`
SOLUTION: Thread t must own shared mem slots $[2t, 2t+1]$ and global positions $[start+2t, start+2t+1]$.
`unsigned int t = 2 * threadIdx.x; // t=0,2,4,6,...`
`partialSum[t] = input[start + t]; // start=0,2,4,...`
`partialSum[t+1] = input[start + t+1]; // start+=1,3,5,...`
WHY? $t=2*threadIdx.x$. Thread 0 occupies shared slots 0,1. Thread 1 occupies 2,3. Pattern: slot = $2*thread_id$. Global offset mirrors shared index since start already block-offsets us. Access pattern: threads load pairs $(0,1),(2,3),(4,5),\dots$ — NOT coalesced (each thread reads every 2 words).

Q3 [20 pts] Reduction Load — Stride = blockDim
Thread 0 loads [0] and [blockDim]; thread 1 loads [1] and [blockDim+1].
Fill in: `uint t = __; psum[t] = input[start+__]; psum[blockDim.x+t] = input[start+__];`
SOLUTION: Thread t owns shared slot $[t]$ and $[blockDim+t]$, and global positions $[start+t]$ and $[start+blockDim+t]$.
`unsigned int t = threadIdx.x; // t=0,1,2,...`
`partialSum[t] = input[start + t];`
`partialSum[blockDim.x + t] = input[start + blockDim.x + t];`
WHY? This is BETTER than Q2. All threads access consecutive memory addresses $\{0,0.12,\dots\}$. Two coalesced transactions load entire $2*blockDim$ region. Q2 was not coalesced (stride=2 access from global). This layout also works better for reduction since first half $[0..B-1]$ holds first elements, second half $[B..2B-1]$ holds second elements.

Q4 [10 pts] Image Kernel: Grid/Block/Dims & Divergence
Image 400x900 pixels, 1 thread/pixel, square blocks, max 1536 threads/SM, max 8 blocks/SM.
a) Best block & grid dimensions? b) With 16x16 blocks, how many warps diverge?
a) Block selection analysis:

Block size	Threads	Blocks fitting (thread lim)	Blocks fitting (block lim)	Active threads
$B=64$	64	$1536/64=24$	8	$8 \times 64 = 512$
$16 \times 16 = 256$	256	$1536/256=6$	6 (under 8)	$6 \times 256 = 1536$ ✓ MAX
$32 \times 32 = 1024$	1024	$1536/1024=1$	1	$1 \times 1024 = 1024$

Best: 16x16 blocks. Grid = $\lceil 400/16 \rceil \times \lceil 900/16 \rceil = 25 \times 57$ blocks
b) Divergence calculation: Width=900, blocks $x=57$. 57th block covers cols 896–911 but image only goes to 899 $\rightarrow$ 4 valid, 12 invalid per row. Each block has 16 rows of 16 threads. Warps: each 32-thread warp spans 2 rows of 16. So 8 warps per block. All 8 warps in an overhanging block diverge (some threads check col=900 and branch).
 Height=400, $400/16=25.0$ exactly $\rightarrow$ no vertical overhang. Only right edge.
 Overhanging blocks: 25 rows $\times$ 1 overhanging col = 25 blocks $\times$ 8 warps = **200 divergent warps**

OFFICIAL QUESTIONS CONTINUED

Q5 [20 pts] Broken VecAdd — Full Analysis
Block=256, blockDim=(n-1)/256+1. Kernel loops over ALL elements (no threadIdx indexing):
`__global__ void VecAdd(int n, float*A, float*B, float*C) { for(int i=0; i<n; i++) C[i]=A[i]+B[i]; }`
a) Correct results? YES. Every thread independently computes $ALL\ C[i] = A[i] + B[i]$. Since A and B are read-only and every thread writes the same correct value to each $C[i]$, no race condition on output values. Final $C[i]$ is correct but massively redundant.
b) Additions? Let $nB = \lceil (n-1)/256 \rceil = \lceil n \rceil / 256 + 1$. Threads total = $256 \times nB$. Each thread does n additions (the loop).
This VecAdd: $256 \times nB \times n$ additions
 Lab: correct VecAdd (one element per thread, no loop): n additions total.
 Ratio: $256 \times nB \times n \div 256 = (n/256) \times n$ times MORE work than needed. Catastrophically inefficient.
c) Memory loads? Each iteration loads $A[i]$ and $B[i]$ = 2 loads. n iterations $\times$ $256 \times nB$ threads.
This VecAdd: $2 \times 256 \times nB \times n$ loads. Lab: 1-2n loads.
d) Serial vs parallel? Serial CPU is faster here. Both produce correct results in $O(n)$ real work, but GPU does $O(n^2)$ total work AND incurs overhead: cudaMalloc, H→D transfer, kernel launch, D→H transfer, cudaFree. The GPU "parallel" version doesn't parallelize at all — every thread reruns the entire serial loop. No speedup from parallelism.

Q6 [20 pts] Performance Issues — Global Mem & Warp Divergence
a) Global memory access per operation — harm & fix:
 Harm: Global memory latency = ~200 cycles. If every arithmetic op requires a global load, the kernel stalls waiting for data every instruction. With 32 threads in a warp stalling simultaneously, 32M is idle. Throughput collapses to memory bandwidth / latency (arithmetic units starved). Creates memory-bound bottleneck even if compute units are available.
 Fix: Use `__shared__` memory as user-managed cache. Load a tile of data once (cooperative loading by all threads in block), then perform all operations on fast shared memory. This reduces global bandwidth by the reuse factor (tile size). Example: matrix multiply with n threads global loads from $2N^2$ to $2N^2$.
b) Warp divergence — harm & fix:
 Harm: All 32 threads in a warp share one instruction pipeline. When an if/else depends on thread data, HW must execute both paths with masking (SIMT stack). Threads on the "wrong" path are idle — compute units wasted. In worst case (every thread takes unique path), throughput = $1/32$ of peak. Serialization within a warp.
 Fix: Reorganize thread indexing so threads in same warp always take same path. In reduction: change `if (t < id) { 2a; } == 0` (divergent, scattered active threads) to `if (t < id) { 2a; } && !divergent`, consecutive active threads. Result: all active threads in first ≤ 32 warps, remaining warps fully idle, only boundary warp potentially diverges.

Q	Answer	Explanation
DMA transfers between ____	Physical address	DMA bypasses MMU/virtual mem; needs physical addresses; pinned mem prevents OS from moving the physical page
cudaMalloc allocs in ____	Device memory	Allocates GPU DRAM (not host RAM, not shared, not pinned)
cudaHostAlloc allocs in ____	Pinned memory	Page-locked host RAM. Enables DMA without intermediate copy. NOT device memory.
Single stream: concurrent copy+kernel?	NO	FIFO queue: copy must finish before kernel starts in same stream
Stream is ____	Queue	FIFO ordered sequence of GPU operations
Commands out-of-order in stream?	FALSE	Within stream: strict FIFO. Commands across different streams CAN overlap.
API CUDA APIs calls are events?	FALSE (option S)	CUDA events = kernel launches + memory copies. API calls like cudaMalloc, cudaDeviceProp queries are NOT stream events.

Q	T/F	Key Reason
Virtual addresses — physical via page tables	T	MMU walks page table tree; TLB caches recent translations
All warps in block execute same instr simultaneously	F	Only threads WITHIN a warp are lockstep; different warps are independent
Warps can finish at different times	T	No global sync; —syncthreads only syncs within block
GPU has scheduler to pick warps	T	Warp scheduler selects ready warps each cycle to hide memory latency
PTX is intermediate GPU representation	T	JIT compiled by driver to actual ISA at runtime
GPUs can boot an OS	F	GPUs have no I/O control, interrupt handling, or OS support infrastructure

Q9 MC: SM Occupancy & Divergence Conditions
Best block config (1536 thread limit, 8 block limit):
 • 1024blk: 1 block = 1024 threads (1024×1536 but $2 \times 1024 > 1536$: only 1 fits) $\rightarrow$ **1024 active**
 • 640blk: 8 blocks $\times$ 64 = 512 threads $\rightarrow$ capped by block limit $\rightarrow$ **512 active**
 • 256blk: 8 blocks $\times$ 256 = 1536 $\rightarrow$ fills SM exactly $\rightarrow$ **BEST ✓**
 • 128blk: 8 blocks $\times$ 128 = 1024 $\rightarrow$ capped by block limit $\rightarrow$ **1024 active**
Which causes warp divergence?
 • `if (threadIdx.x > 4) → DIVERGES.` Warp 0 contains threads 0–31. Threshold at 4 splits threads 0–4 take false branch, threads 4–31 take true branch $\rightarrow$ divergence.
 • `if (blockDim.x > 4) → NO:` blockDim is compile-time constant; same value for all threads.
 • `if (blockDim.x > 4) → NO:` all threads in a block share the same blockDim.

GENERATED PRACTICE QUESTIONS — FULLY SOLVED

EQ1: Thread Indexing in 2D Grid
A kernel uses blockDim(32,16), grid(8,4). Thread (7,3) in block (5,2). Global row? col? Linear index into 512x256 image?
SOLUTION: row = $blockDim.y \times blockDim.x + y$. How many 128-byte cache line transactions for each? $row = 3 \times 16 = 48$. $col = 3 \times 16 = 48$. $row \div 128 = 0$ (cache line 0), $col \div 128 = 0$ (cache line 0). Linear (row-major) = $row \times width + col = 3 \times 512 + 167 = 1587$.
 Verify bounds: row 35 < 256 ✓, col 167 < 512 ✓. Always check boundary in kernel.

EQ2: Occupancy Calculation
SM: 65536 registers, 32768 bytes shared, 2048 max threads. Kernel: 40 reg/thread, 8192 bytes shared/block, 128 threads/block. How many blocks fit? What is occupancy?
SOLUTION: Thread limit: $2048/128 = 16$ blocks possible. Register limit: $65536/(40 \times 128) = 65536/5120 = 12.8 \rightarrow$ **12 blocks**. Shared mem limit: $32768/8192 = 4$ blocks
Bottleneck: shared memory (4 blocks)
 Active threads = $4 \times 128 \times 512$. Active warps = $512/32 = 16$. Max warps = $2048/32 = 64$.
 Occupancy = $16/64 = 25\%$.
 Fix: Reduce shared mem per block (smaller tile) — more blocks $\rightarrow$ better occupancy.

EQ3: Coalescing Analysis
Warp of 32 threads. Each accesses a float (4B). Pattern A: thread i reads A[i]. Pattern B: thread i reads A[i*8]. Pattern C: thread i reads A[blockDim.x*blockDim.y + i]. How many 128-byte cache line transactions for each?
SOLUTION:
 A: Threads 0–31 read floats at bytes 0,4,8,...,124 $\rightarrow$ span = 128 bytes = exactly 1 cache line. **1 transaction ✓**
 B: Thread i reads A[i*8]. Threads 0–31 read addresses 0,32,64,...,992 bytes. Span = 992 bytes. Cache lines: each 128B $\rightarrow$ 8 transactions. But actually each is isolated: 32 separate accesses to 32 different cache lines $\rightarrow$ **32 transactions ✗**
 C: Same as A (just offset by block). Threads read consecutive floats from start of block's region $\rightarrow$ 1 cache line. **1 transaction ✓**

EQ4: Bank Conflict Analysis
Shared mem has 32 banks, 4 bytes wide. 32 threads access: (a) s[tid], (b) s[2*tid], (c) s[16*tid], (d) s[32*tid]. Which have conflicts? SOLUTION: Bank = (word_address) % 32 where word_address = byte_address / 4.
(a) s[tid]: word_addr = tid. Bank = tid % 32 $\rightarrow$ threads 0–31 hit banks 0–31 uniquely. **No conflict ✓**
(b) s[2*tid]: word_addr = 2tid. Bank = 2tid % 32. Threads 0,16 both hit bank 0; threads 1,17 both hit bank 1. **2-way conflict (16 conflicts) ✗**
(c) s[16*tid]: word_addr=16tid. Bank = 16tid % 32 = $\{0,16,0,16,\dots\}$ alternating. **16-way conflict (threads 0,2,4,...,30 all hit bank 0) ✗**
(d) s[32*tid]: word_addr=32tid % 32 = 0 for all threads. **32-way conflict — worst case!**

EQ5: Race Condition Detection
Is this kernel correct? All threads write to global then read neighbor:
`__shared__ float s[256];`
`if (tid < 0) global[tid]; // Line 1`
`float w = s[(tid+1)/256]; // Line 2 — reads neighbor`
`global[tid] = w; // Line 3`
SOLUTION: INCORRECT — race condition. Thread id reads $s[tid+1]$, which was written by thread $tid+1$. But thread $id+1$ may not have executed Line 1 yet at the time id executes Line 2. Warps execute independently; no ordering guarantee without sync.
 Fix: Insert `__syncthreads()` between Line 1 and Line 2. This barrier ensures ALL threads finish writing before ANY thread reads.

EQ6: Efficient vs Basic Reduction Divergence
Block of 1024 threads. At step i, compare: A) $\sum (t \< id) (2 \times i + 6) == 0$ B) $\sum (t \< id) t$. How many warps diverge in each? Which is better?
SOLUTION:
 A (basic, modulo): Active threads: $0, 32, 64, \dots, 992$ (multiples of 32). These are the FIRST thread of each warp $\rightarrow$ 32 warps each have exactly 1 active thread $\rightarrow$ **32 divergent warps**
 B (efficient, converging): Active threads $0, 1, \dots, 15$. All in warp 0 (threads 0–31). Warp 0: threads 0–15 active, 16–31 inactive $\rightarrow$ **1 divergent warp**. Warps 1–31: fully inactive $\rightarrow$ no divergence.
B is 32x better at this step! This is why efficient reduction uses converging strides.

EQ7: Grid Size & Boundary Handling
Array of $m=1000$ floats, block=256. Write the correct kernel launch and required boundary check.
`// Host: ceiling division for grid`
`int nBlocks = (m + 255) / 256; // = 4 blocks (launch 1024 threads)`
`myKernel<cc><nBlocks, 256>>>(d_A, d_B, d_C, n);`
or Device: MANDATORY boundary check!
`__global__ void myKernel(float*A, float*B, float*C, int n) {`
`int b = blockDim.x * blockDim.y + threadIdx.x;`
`if (b < n) { // threads 1000-1023 skipped!`
`C[b] = A[b] + B[b];`
`}`
 Without boundary check, threads 1000–1023 access $A[1000] \dots A[1023] \rightarrow$ out of bounds $\rightarrow$ undefined behavior / seg fault.

EQ8: Matrix Multiply — Memory Access Count
 $N \times N$ matrix multiply. Without tiling: how many global loads per output element? Total loads for $N \times N$ output? With tile size T , how does total change?
SOLUTION:
 Without tiling: Each $C[i][j] = \sum A[i][k]B[k][j]$ for $k=0, N$. Thread loads row i of A (N loads) + col j of B (N loads) = $2N$ loads per element. Total load = N^2 elements $\times$ $2N$ global loads.
 With tiling (tile= T): A tile of $T \times T$ output elements shares a $T \times N$ strip of A and $N \times T$ strip of B. Each element in tile: T loads from shared (last) + $2NT$ global loads per tile phase. Total = $N \times N \times (2NT)^2 \times T = 2NT^3$ global loads. $T \times$ improvement!
 Example: $T=16 \rightarrow$ 16x fewer global memory transactions.

EQ9: PTX & Compilation Pipeline
Why does CUDA compile to PTX first instead of directly to GPU machine code? What happens at runtime?
SOLUTION: Benefits of PTX intermediate:
 • **Forward compatibility:** Code compiled to PTX works on future GPU generations. GPU driver contains JIT compiler that translates PTX to new ISA without user recompiling.
 • **Infinite virtual registers:** PTX uses unlimited virtual registers; hardware register allocator runs at JIT time with knowledge of actual register file size.
 • **Optimization opportunities:** JIT compiler can apply architecture-specific optimizations at deployment time.
 • **Portability:** One binary runs on different GPU models (sm_70, sm_80, sm_86) via different JIT paths.
Runtime: GPU driver loads CUBIN (compiled PTX) from executable. If no CUBIN for current GPU, JIT-compiler included PTX (cached to disk after first run). First run: slower due to JIT; subsequent runs: use cached binary.

EQ10: Pinned Memory & DMA Deep Dive
Why is pinned memory required for async CUDA memory transfers? What does the OS do differently with pinned vs regular memory?
SOLUTION:
 Regular (pageable) memory: OS can swap physical pages to disk at any time. DMA engine needs stable physical addresses during transfer. If OS swaps the page mid-transfer — DMA reads wrong data / crashes.
 Pinned (page-locked) memory: OS marks pages as non-swappable. Physical address guaranteed stable for DMA duration. GPU DMA engine can directly access host RAM without CPU involvement.
 Result: With pinned mem, GPU can start async DMA transfer, return control to CPU immediately (`cudaMemcpyAsync`), and CPU + GPU run concurrently. Without pinned: CUDA must first `memcpy` from pageable — pinned buffer (adds latency, requires sync).
 Tradeoff: Pinned memory reduces available RAM for other processes. Use sparingly; allocate once and reuse.

EQ11: Streams — Concurrency Quiz
Which of these achieves concurrent kernel + data transfer? Why?
 A) Single stream: copy $H \rightarrow D$ then kernel launch.
 B) Two streams: copy in stream 1, kernel in stream 2 with regular malloc.
 C) Two streams: copy in stream 1 with pinned mem, kernel in stream 2.
SOLUTION:
 A: No. Same stream = sequential FIFO. Copy finishes, then kernel starts.
 B: No. Async copy requires pinned memory. Without it, CUDA internally syncs before transfer $\rightarrow$ no true async.
 C: YES ✓ Two streams + pinned memory = true overlap. Stream 1's DMA engine and stream 2's GPU compute engine run on different hardware $\rightarrow$ can operate simultaneously. GPU has separate copy engine(s) and compute engine(s).

